
## INTEGRATED CIRCUITS



Preliminary data Supersedes data of 2001 Jul 19 IC28 Data Handbook

2001 Jul 27





### P89C668

### DESCRIPTION

The P89C668 device contains a non-volatile 64 kbytes Flash program memory that is both parallel programmable and serial In-System Programmable. In-System Programming allows devices to alter their own program memory, in the actual end product, under software control. This opens up a range of applications that can include the ability to field update the application firmware.

A default serial loader (boot loader) program in ROM allows serial In-System programming of the Flash memory without the need for a loader in the Flash code. User programs may erase and reprogram the Flash memory at will through the use of standard routines contained in ROM.

This device is a Single-Chip 8-Bit Microcontroller manufactured in advanced CMOS process and is a derivative of the 80C51 microcontroller family. The device has the same instruction set as the 80C51.

The device also has four 8-bit I/O ports, three 16-bit timer/event counters, a multi-source, four-priority-level, nested interrupt structure, an enhanced UART and on-chip oscillator and timing circuits.

The added features of the P89C668 makes it a powerful microcontroller for applications that require pulse width modulation, high-speed I/O and up/down counting capabilities such as motor control.

### FEATURES


80C51 Central Processing Unit

**ORDERING INFORMATION** 

- On-chip Flash Program Memory with In-System Programming (ISP) capability
- Boot ROM contains low level Flash programming routines for downloading via the UART
- Can be programmed by the end-user application (IAP)


- Parallel programmed with 87C51 compatible hardware interface to programmer
- Speed up to 20 MHz with 6 clock cycles per machine cycle (40 MHz equivalent performance); up to 33 MHz with 12 clocks
- Full static operation
- RAM expandable externally to 64 kbytes
- 4 level priority interrupt
- 8 interrupt sources
- Four 8-bit I/O ports
- Full-duplex enhanced UART
- Framing error detection
- Automatic address recognition
- Power control modes
  - Clock can be stopped and resumed
  - Idle mode
  - Power down mode
- Programmable clock out
- Second DPTR register
- Asynchronous port reset
- Low EMI (inhibit ALE)
- I<sup>2</sup>C serial interface
- Programmable Counter Array (PCA)
  - PWM
  - Capture/compare


#### MEMORY FREQ. (MHz) **TEMPERATURE** VOLTAGE **MEMORY SIZE** RANGE °C DWG. # 6 CLOCK 12 CLOCK $64K \times 8$ RANGE FLASH RAM AND PACKAGE MODE MODE P89C668HBA 64 KB 8 KB 0 to +70, PLCC 4.5 to 5.5 V 0 to 20 MHz 0 to 33 MHz SOT187-2 P89C668HFA 64 KB 8 KB -40 to +85. PLCC 4.5 to 5.5 V 0 to 20 MHz 0 to 33 MHz SOT187-2 P89C668HBBD 64 KB 8 KB 0 to +70, LQFP SOT389-1 4.5 to 5.5 V 0 to 20 MHz 0 to 33 MHz



## P89C668

## P89C668





## PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS

		7 🏹	6	1 40	39	
				PLCC		
		17 🗌			29	
		-	18	28	_	
Pin	Function		Pin	Function	Pin	Function
1	NIC*		16	P3.4/T0/CEX3	31	P2.7/A15
2	P1.0/T2		17	P3.5/T1/CEX4	32	PSEN
3	P1.1/T2EX		18	P3.6/WR	33	ALE
4	P1.2/ECI		19	P3.7/RD	34	NIC*
5	P1.3/CEX0		20	XTAL2	35	EA/V <sub>PP</sub>
6	P1.4/CEX1		21	XTAL1	36	P0.7/AD7
7	P1.5/CEX2		22	V <sub>SS</sub>	37	P0.6/AD6
8	P1.6/SCL		23	NIC*	38	P0.5/AD5
9	P1.7/SDA		24	P2.0/A8	39	P0.4/AD4
10	RST		25	P2.1/A9	40	P0.3/AD3
11	P3.0/RxD		26	P2.2/A10	41	P0.2/AD2
12	NIC*		27	P2.3/A11	42	P0.1/AD1
13	P3.1/TxD		28	P2.4/A12	43	P0.0/AD0
14	P3.2/INT0		29	P2.5/A13	44	V <sub>CC</sub>
15	P3.3/INT1		30	P2.6/A14		
* NO IN	TERNAL COM	NECTI	NC			SU01091

#### 34 44 -Ó = 33 1 🖂 LQFP 11 🖵 \_\_\_\_\_ 23 ŀ 12 22 Pin Pin Function Function Pin Function P0.6/AD6 P1 5/CEX2 V<sub>SS</sub> NIC\* 31 1 16 P0.5/AD5 P1.6/SCL 2 17 32 P2.0/A8 P0.4/AD4 3 P1.7/SDA 33 18 P2.1/A9 P0.3/AD3 RST 34 4 19 P0.2/AD2 P3.0/RxD P2.2/A10 35 5 20 NIC\* P2.3/A11 36 P0.1/AD1 6 7 21 P3.1/TxD P2.4/A12 37 P0.0/AD0 22 P3.2/INT0 V<sub>CC</sub> NIC\* 38 8 23 P2.5/A13 39 P3.3/INT1 P2.6/A14 9 24 P3.4/T0/CEX3 25 P2.7/A15 40 P1.0/T2 10 P3.5/T1/CEX4 PSEN 41 P1.1/T2EX 11 26 42 P1.2/ECI 12 P3.6/WR 27 ALE 43 P1.3/CEX0 P3.7/RD NIC\* 28 13 44 P1.4/CEX1 EA/V<sub>PP</sub> XTAL2 14 29 P0.7/AD7 15 XTAL1 30 \* NO INTERNAL CONNECTION SU01401

### LOW QUAD FLAT PACKAGE PIN FUNCTIONS

### **PIN DESCRIPTIONS**

	PIN NU	IMBER		
MNEMONIC	PLCC	LQFP		NAME AND FUNCTION
V <sub>SS</sub>	22	16	I	Ground: 0 V reference.
V <sub>CC</sub>	44	38	I	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0–0.7	43–36	37–30	I/O	<b>Port 0:</b> Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.
P1.0–P1.7	2–9	40–44, 1–3	I/O	<b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups on all pins except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{IL}$ ).
				Alternate functions for P89C668 Port 1 include:
	2	40	I/O	T2 (P1.0): Timer/Counter 2 external count input/Clockout (see Programmable Clock-Out)
	3	41	I	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control
	4	42	I	ECI (P1.2): External Clock Input to the PCA
	5	43	I/O	CEX0 (P1.3): Capture/Compare External I/O for PCA module 0
	6	44	I/O	CEX1 (P1.4): Capture/Compare External I/O for PCA module 1
	7	1	I/O	CEX2 (P1.5): Capture/Compare External I/O for PCA module 2
	8	2	I/O	SCL (P1.6): I <sup>2</sup> C bus clock line (open drain)
	9	3	I/O	SDA (P1.7): I <sup>2</sup> C bus data line (open drain)
P2.0–P2.7	24–31	18–25	I/O	<b>Port 2:</b> Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{IL}$ ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0–P3.7	11, 13–19	5, 7–13	I/O	<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 3 also serves the special features of the P89C668, as listed below:
	11	5	I	RxD (P3.0): Serial input port
	13	7	0	TxD (P3.1): Serial output port
	14	8	I	INT0 (P3.2): External interrupt
	15	9	I	INT1 (P3.3): External interrupt
	16	10	I	CEX3/T0 (P3.4): Timer 0 external input; Capture/Compare External I/O for PCA module 3
	17	11	I	CEX4/T1 (P3.5): Timer 1 external input; Capture/Compare External I/O for PCA module 4
	18	12	0	WR (P3.6): External data memory write strobe
	19	13	0	RD (P3.7): External data memory read strobe
RST	10	4	I	<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to $V_{SS}$ permits a power-on reset using only an external capacitor to $V_{CC}$ .
ALE	33	27	0	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.
PSEN	32	26	0	<b>Program Store Enable:</b> The read strobe to external program memory. When executing code from the external program memory, <b>PSEN</b> is activated twice each machine cycle, except that two <b>PSEN</b> activations are skipped during each access to external data memory. <b>PSEN</b> is not activated during fetches from internal program memory.

### P89C668

MNEMONIC	PIN NUMBER		PIN NUMBER			NAME AND FUNCTION
WINEWIONIC	PLCC	LQFP				
EA/V <sub>PP</sub>	35	29	I	<b>External Access Enable/Programming Supply Voltage:</b> $\overline{EA}$ must be externally held low to enable the device to fetch code from external program memory locations. If $\overline{EA}$ is held high, the device executes from internal program memory. The value on the $\overline{EA}$ pin is latched when RST is released and any subsequent changes have no effect. Since the P89C668 has 64k internal memory, the P89C668 will execute only from internal memory when $\overline{EA}$ is held high. This pin also receives the programming supply voltage (V <sub>PP</sub> ) during Flash programming.		
XTAL1	21	15	I.	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.		
XTAL2	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.		

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin (other than  $V_{PP}$ ) must not be higher than  $V_{CC}$  + 0.5 V or less than  $V_{SS}$  – 0.5 V.

### Table 1. Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A MSB	ADDRESS	, SYMBO	L, OR AL	TERNATI	/E PORT	FUNCTIO	N LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	-	-	-	-	-	-	EXTRAM	AO	xxxxxx10B
AUXR1#	Auxiliary 1	A2H	-	-	ENBOOT	-	GF2	0	-	DPS	xxxxxxx0B
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
CCAP0H#	Module 0 Capture High	FAH									xxxxxxxB
CCAP1H#	Module 1 Capture High	FBH									xxxxxxxB
CCAP2H#	Module 2 Capture High	FCH									xxxxxxxB
CCAP3H#	Module 3 Capture High	FDH									xxxxxxxB
CCAP4H#	Module 4 Capture High	FEH									xxxxxxxB
CCAP0L# CCAP1L#	Module 0 Capture Low Module 1 Capture Low	EAH EBH									xxxxxxxxB xxxxxxxxB
CCAP2L#	Module 2 Capture Low	ECH									xxxxxxxB
CCAP3L#	Module 3 Capture Low	EDH									xxxxxxxB
CCAP4L#	Module 4 Capture Low	EEH									xxxxxxxB
CCAPM0#	Module 0 Mode	C2H	_	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000E
CCAPM1#	Module 1 Mode	СЗН	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM2#	Module 2 Mode	C4H	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM3#	Module 3 Mode	C5H	_	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM4#	Module 4 Mode	C6H	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
			C7	C6	C5	C4	C3	C2	C1	C0	1
CCON*#	PCA Counter Control	СОН	CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0	00x00000E
CH#	PCA Counter High	F9H			I			1	I		00H
CL#	PCA Counter Low	E9H		-	-	-	-		-		00H
CMOD#	PCA Counter Mode	C1H	CIDL	WDTE	-	-	-	CPS1	CPS0	ECF	00xxx000B
DPTR:	Data Pointer (2 bytes)										
DPH	Data Pointer High	83H									00H
DPL	Data Pointer Low	82H		. –							00H
			AF	AE	AD	AC	AB	AA	A9	A8	
IEN0*	Interrupt Enable 0	A8H	EA	EC	ES1	ES0	ET1	EX1	ET0	EX0	00H
IEN1*	Interrupt Enable 1	E8	-	-	-	-	-	-	-	ET2	xxxxxxx0B
	lateration (Defective	Dall	BF	BE	BD	BC	BB	BA	B9	B8	
IP*	Interrupt Priority	B8H	PT2	PPC	PS1	PS0	PT1	PX1	PT0	PX0	x0000000B
ID1.1/		5711	B7	B6	B5	B4	B3	B2	B1	B0	
IPH#	Interrupt Priority High	B7H	PT2H	PPCH	PS1H	PS0H	PT1H	PX1H	PT0H	PX0H	x0000000B
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	
P1*	Port 1	90H	SDA	SCL	CEX2	CEX1	CEX0	ECI	T2EX	T2	FFH
			A7	A6	A5	A4	A3	A2	A1	A0	
P2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
			B7	B6	B5	B4	B3	B2	B1	B0	
P3*	Port 3	B0H	RD	WR	T1/ CEX4	T0/ CEX3	INT1	ĪNT0	TxD	RxD	FFH
	Devuer Control	0711	CM051	CMODA	1	DOF	054	050			000000000000000000000000000000000000000
PCON# <sup>1</sup>	Power Control bit addressable.	87H	SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL	00xxx000B

# SFRs are modified from or added to the 80C51 SFRs.

Reserved bits.

1. Reset value depends on reset source.

## Preliminary data

### P89C668

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A MSB	ADDRESS	S, SYMBO	L, OR AL	TERNATIV	E PORT	FUNCTIC	ON LSB	RESET VALUE
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	F1	Р	00000000B
RCAP2H# RCAP2L#	Timer 2 Capture High Timer 2 Capture Low	CBH CAH									00H 00H
SADDR# SADEN#	Slave Address Slave Address Mask	A9H B9H									00H 00H
SOBUF	Serial Data Buffer	99H	05	05		00		0.4	00	0.0	xxxxxxxB
S0CON*	Serial Control	98H	9F SM0/FE	9E SM1	9D SM2	9C REN	9B TB8	9A RB8	99 TI	98 RI	00H
SP	Stack Pointer	90H 81H	SIVIO/FE	SIVIT	311/2	KEN	TDO	KDO		RI .	00H 07H
S1DAT#	Serial 1 Data	DAH									00H
S1IST	Serial 1 Internal Status	DCH									xxxxxxx
S1ADR#	Serial 1 Address	DBH			SLA	/E ADDR	ESS			GC	00H
					-	-			-		
S1STA#	Serial 1 Status	D9H	SC4	SC3	SC2	SC1	SC0	0	0	0	F8H
			DF	DE	DD	DC	DB	DA	D9	D8	
S1CON*#	Serial 1 Control	D8H	CR2	ENS1	STA	STO	SI	AA	CR1	CR0	00000000B
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
			CF	CE	CD	СС	СВ	CA	C9	C8	
T2CON*	Timer 2 Control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00H
T2MOD#	Timer 2 Mode Control	C9H	_	-	_	-	-	-	T2OE	DCEN	xxxxxx00B
TH0 TH1 TH2# TL0 TL1 TL2#	Timer High 0 Timer High 1 Timer High 2 Timer Low 0 Timer Low 1 Timer Low 2	8CH 8DH CDH 8AH 8BH CCH									00H 00H 00H 00H 00H 00H
TMOD	Timer Mode	89H	GATE	C/T	M1	MO	GATE	C/T	M1	M0	00H
WDTRST	Watchdog Timer Reset	A6H									

### Table 1. 89C51RC+/RD+ Special Function Registers (Continued)

\* SFRs are bit addressable.

# SFRs are modified from or added to the 80C51 SFRs.

Reserved bits.

### **OSCILLATOR CHARACTERISTICS**

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. Minimum and maximum high and low times specified in the data sheet must be observed.

### RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (12 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on  $V_{CC}$  and RST must come up at the same time for a proper start-up. Ports 1, 2, and 3 will asynchronously be driven to their reset condition when a voltage above  $V_{IH1}$  (min.) is applied to RESET.

The value on the  $\overline{\text{EA}}$  pin is latched when RST is deasserted and has no further effect.

### P89C668

### LOW POWER MODES

#### Stop Clock Mode

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

#### Idle Mode

In the idle mode (see Table 2), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

#### **Power-Down Mode**

To save even more power, a Power Down mode (see Table 2) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2.0 V and care must be taken to return V<sub>CC</sub> to the minimum specified operating voltages before the Power Down Mode is terminated.

Either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values.

To properly terminate Power Down the reset or external interrupt should not be executed before  $V_{CC}$  is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10ms).

With an external interrupt, INT0 and INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

### POWER OFF FLAG

The Power Off Flag (POF) is set by on-chip circuitry when the V<sub>CC</sub> level on the P89C668 rises from 0 V to 5 V. The POF bit can be set or cleared by software allowing a user to determine if the reset is the result of a power-on or a warm start after powerdown. The V<sub>CC</sub> level must remain above 3 V for the POF to remain unaffected by the V<sub>CC</sub> level.

### **Design Consideration**

• When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

### **ONCE™ Mode**

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems without the device having to be removed from the circuit. The ONCE Mode is invoked by:

1. Pull ALE low while the device is in reset and PSEN is high;

2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the device is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

### **Programmable Clock-Out**

A 50% duty cycle clock can be programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

- 1. to input the external clock for Timer/Counter 2, or
- 2. to output a 50% duty cycle clock ranging from 122 Hz to 8 MHz at a 16 MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

 $\frac{\text{Oscillator Frequency}}{2 \times (65536 - \text{RCAP2H}, \text{RCAP2L})}$ 

Where (RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

 Table 2. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

### I<sup>2</sup>C SERIAL COMMUNICATION — SIO1

The  $I^2C$  serial port is identical to the  $I^2C$  serial port on the 8XC552, 8XC654, and 8XC652 devices. The operation of this subsystem is described in detail in the 8XC552 section of this manual.

### Serial Control Register (S1CON) - See Table 3

### S1CON (D8H)

CR2	ENS1	STA	STO	SI	AA	CR1	CR0

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

Table 3. Serial Clock F	Rates
-------------------------	-------

				BIT FREG	UENCY (kHz)	AT f <sub>OSC</sub>		
CR2	CR1	CR0	3 MHz	6 MHz	8 MHz	12 MHz <sup>2</sup>	15 MHz <sup>2</sup>	f <sub>OSC</sub> DIVIDED BY
0	0	0	23	47	62.5	94	117 <sup>1</sup>	128
0	0	1	27	54	71	107 <sup>1</sup>	134 <sup>1</sup>	112
0	1	0	31	63	83.3	125 <sup>1</sup>	156 <sup>1</sup>	96
0	1	1	37	75	100	150 <sup>1</sup>	188 <sup>1</sup>	80
1	0	0	6.25	12.5	17	25	31	480
1	0	1	50	100	133 <sup>1</sup>	200 <sup>1</sup>	250 <sup>1</sup>	60
1	1	0	100	200	267 <sup>1</sup>	400 <sup>1</sup>	500 <sup>1</sup>	30
1	1	1	0.24 < 62.5	0.49 < 62.5	0.65 < 55.6	0.98 < 50.0	1.22 < 52.1	$48 \times (256 - (reload value Timer 1))$
			0 < 255	0 < 254	0 < 253	0 < 251	0 < 250	Reload value Timer 1 in Mode 2.

NOTES:

1. These frequencies exceed the upper limit of 100 kHz of the I<sup>2</sup>C-bus specification and cannot be used in an I<sup>2</sup>C-bus application.

2. At  $f_{OSC} = 12 \text{ MHz}/15 \text{ MHz}$  the maximum I<sup>2</sup>C bus rate of 100 kHz cannot be realized due to the fixed divider rates.

### P89C668

Note that in both the P89C668 and the 8XC552 the I<sup>2</sup>C pins are

alternate functions to port pins P1.6 and P1.7. Because of this,

P1.6 and P1.7 on these parts do not have a pull-up structure as

found on the 80C51. Therefore P1.6 and P1.7 have open drain

outputs on the P89C668.

### P89C668

### **TIMER 2 OPERATION**

### Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate as either an event timer or an event counter, as selected by  $C/T2^*$  in the special function register T2CON (see Figure 1). Timer 2 has three operating modes: Capture, Auto-reload (up or down counting), and Baud Rate Generator, which are selected by bits in the T2CON as shown in Table 4.

### **Capture Mode**

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0, then timer 2 is a 16-bit timer or counter (as selected by C/T2\* in T2CON) which, upon overflowing sets bit TF2, the timer 2 overflow bit. This bit can be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IE register). If EXEN2= 1, Timer 2 operates as described above, but with the added feature that a 1- to -0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 like TF2 can generate an interrupt (which vectors to the same location as Timer 2 overflow interrupt. The Timer 2 interrupt service routine can interrogate TF2 and EXF2 to determine which event caused the interrupt). The capture mode is illustrated in Figure 2 (There is no reload value for TL2 and TH2 in this mode. Even when a capture event occurs from T2EX, the counter keeps on counting T2EX pin transitions or osc/12 pulses.).

### Auto-Reload Mode (Up or Down Counter)

In the 16-bit auto-reload mode, Timer 2 can be configured (as either a timer or counter [C/T2\* in T2CON]) then programmed to count up or down. The counting direction is determined by bit DCEN (Down Counter Enable) which is located in the T2MOD register (see

Figure 3). When reset is applied the DCEN=0 which means Timer 2 will default to counting up. If DCEN bit is set, Timer 2 can count up or down depending on the value of the T2EX pin.

Figure 4 shows Timer 2 which will count up automatically since DCEN=0. In this mode there are two options selected by bit EXEN2 in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H. The values in RCAP2L and RCAP2H are preset by software means.

If EXEN2=1, then a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 are 1.

In Figure 5 DCEN=1 which enables Timer 2 to count up or down. This mode allows pin T2EX to control the direction of count. When a logic 1 is applied at pin T2EX Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt, if the interrupt is enabled. This timer overflow also causes the 16-bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2.

When a logic 0 is applied at pin T2EX this causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. Timer 2 underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed. The EXF2 flag does not generate an interrupt in this mode of operation.

	(MSI	3)						(LSB)	
	Т	F2 EX	F2 RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	
Symbol	Position	Name an	d Significance						
TF2	T2CON.7		verflow flag set her RCLK or TC		overflow and	d must be c	leared by so	oftware. TF2 v	vill not be set
EXF2	T2CON.6	EXEN2 = interrupt	xternal flag set 1. When Timer routine. EXF2 m node (DCEN = 7	2 interrupt is just be cleare	enabled, Ελ	F2 = 1 will	cause the C	PU to vector	
RCLK	T2CON.5		clock flag. Wher 1 and 3. RCLK						its receive clock
TCLK	T2CON.4		clock flag. Whe 1 and 3. TCLK						its transmit cloc
EXEN2	T2CON.3	transition	xternal enable f on T2EX if Tim ents at T2EX.						
TR2	T2CON.2	Start/stop	control for Tim	er 2. A logic 1	starts the ti	mer.			
C/T2	T2CON.1	Timer or	counter select. ( 0 = Internal tim 1 = External ev	er (OSĆ/6)	falling edge	triggered).			
CP/RL2	T2CON.0	cleared, a EXEN2 =	Reload flag. Wh auto-reloads wil	en set, captui occur either	res will occu with Timer 2	r on negativ overflows o	or negative	transitions at	XEN2 = 1. Wher T2EX when ed to auto-reload SU0120

Figure 1. Timer/Counter 2 (T2CON) Control Register

Table 4. Timer 2 Operating Modes

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	Х	1	Baud rate generator
Х	Х	0	(off)





Figure 2. Timer 2 in Capture Mode

T2MOD	Addre	ess = 0C9⊦	ł						Reset Value = XXXX XX00B			
	Not Bit	ot Bit Addressable										
		_	_	_	—	_	_	T2OE	DCEN			
	Bit	7	6	5	4	3	2	1	0	-		
Symbol	Funct	tion										
_	Not in	Not implemented, reserved for future use.*										
T2OE	Timer	2 Output I	Enable bit.									
DCEN	Down	Count En	able bit. Whe	en set, this a	llows Timer	2 to be cont	figured as a	n up/down d	counter.			
	se, the re									oke new features. n a reserved bit is SU00729		

Figure 3. Timer 2 Mode (T2MOD) Control Register

### P89C668



### Figure 4. Timer 2 in Auto-Reload Mode (DCEN = 0)




Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)

## 80C51 8-bit Flash microcontroller family 64KB ISP Flash with 8KB RAM

#### Timer 1 Overflow 2 "1" "0 osc C/T2 = 0SMOD "0" TL2 TH2 (8-bits) (8-bits) RCLK C/T2 = 1T2 Pin Control RX Clock 16 "1 "0" TR2 Reload TCLK Transition Detector RCAP2L RCAP2H TX Clock 16 Timer 2 T2EX Pin EXE2 Interrup Control EXEN2 Note availability of additional external interrupt. SU01213

Figure 6. Timer 2 in Baud Rate Generator Mode

Table 5.	Timer 2 Generated Commonly Used
	Baud Rates

Baud Rate	Osc Freq	Tim	er 2
Bauu Kale	USC Freq	RCAP2H	RCAP2L
750 k	12 MHz	FF	FF
19.2 k	12 MHz	FF	D9
5.6 k	12 MHz	FF	B2
4.8 k	12 MHz	FF	64
2.4 k	12 MHz	FE	C8
600	12 MHz	FB	1E
220	12 MHz	F2	AF
600	6 MHz	FD	8F
220	6 MHz	F9	57

### **Baud Rate Generator Mode**

Bits TCLK and/or RCLK in T2CON (Table 5) allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK= 0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 6 shows the Timer 2 in baud rate generation mode. The baud rate generation mode is like the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

Modes 1 and 3 Baud Rates  $= \frac{\text{Timer 2 Overflow Rate}}{16}$ 

The timer can be configured for either "timer" or "counter" operation. In many applications, it is configured for "timer" operation ( $C/T2^*=0$ ). Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e.,  $^{1/}_{6}$  the oscillator frequency). As a baud rate generator, it increments at the oscillator frequency. Thus the baud rate formula is as follows:

Modes 1 and 3 Baud Rates = Oscillator Frequency [16 × [65536 - (RCAP2H, RCAP2L)]]

Where: (RCAP2H, RCAP2L)= The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode shown in Figure 6, is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented every state time (osc/2) or asynchronously from pin T2; under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be

### P89C668

written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Table 5 shows commonly used baud rates and how they can be obtained from Timer 2.

### **Summary Of Baud Rate Equations**

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2(P1.0) the baud rate is:

Baud Rate =  $\frac{\text{Timer 2 Overflow Rate}}{16}$ 

If Timer 2 is being clocked internally , the baud rate is:

Baud Rate =  $\frac{f_{OSC}}{[16 \times [65536 - (RCAP2H, RCAP2L)]]}$ 

#### Table 6.Timer 2 as a Timer

Where f<sub>OSC</sub>= Oscillator Frequency

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

$$\text{RCAP2H}, \text{RCAP2L} = 65536 - \left(\frac{\text{f}_{\text{OSC}}}{32 \times \text{Baud Rate}}\right)$$

#### **Timer/Counter 2 Set-up**

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on. see Table 6 for set-up of Timer 2 as a timer. Also see Table 7 for set-up of Timer 2 as a counter.

	T2C	ON
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)
16-bit Auto-Reload	00H	08H
16-bit Capture	01H	09H
Baud rate generator receive and transmit same baud rate	34H	36H
Receive only	24H	26H
Transmit only	14H	16H

### Table 7.Timer 2 as a Counter

	ТМ	OD
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)
16-bit	02H	0AH
Auto-Reload	03H	0BH

NOTES:

2. Capture/reload occurs on timer/counter overflow and a 1-to-0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generator mode.

<sup>1.</sup> Capture/reload occurs only on timer/counter overflow.

### Enhanced UART

The UART operates in all of the usual modes that are described in the first section of *Data Handbook IC20, 80C51-Based 8-Bit Microcontrollers.* In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The UART also fully supports multiprocessor communication as does the standard 80C51 UART.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SOCON register. The FE bit shares the SOCON.7 bit with SM0 and the function of SOCON.7 is determined by PCON.6 (SMOD0) (see Figure 7). If SMOD0 is set then SOCON.7 functions as FE. SOCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SOCON.7 can only be cleared by software. Refer to Figure 8.

#### Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SOCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 9.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1101</u>
	Given	=	1100 00X0

Slave 1	SADDR	=	1100 0000
	SADEN	=	<u>1111 1110</u>
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	<u>1111 1010</u>
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111 1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

	-	<b>0CON</b> Add dressable	1639 = 2011						P	eset Value = 0000 0000B
	Ditria	SM0/FE	SM1	SM2	REN	TB8	RB8	ті	RI	]
	Bit:	7	6	5	4	3	2	1	0	
		(SMOD0 = 0)	/1)*							
Symbol	Fund	ction								
FE						vhen an inva MOD0 bit m				is not cleared by valid FE bit.
SM0	Seria	al Port Mode	Bit 0, (SMC	DD0 must	= 0 to acc	ess bit SM0)				
SM1		al Port Mode								
	SM0	SM1	Mode	Desci	iption	Baud Rate	**			
	0	0	0		egister	f <sub>OSC</sub> /6				
	0	1	1	8-bit L		variable				
	1 1	0 1	2 3	9-bit L 9-bit L		f <sub>OSC</sub> /32 or variable	TOSC/16			
SM2	rece In M	ved 9th data	1 bit (RB8) is 2 = 1 then R	s 1, indica I will not b	ting an ad be activate	dress, and th d unless a va	e received	byte is a Gi	ven or Broa	t be set unless the adcast Address. received byte is a
REN	Enat	oles serial re	ception. Se	t by softwa	are to enal	ole reception	. Clear by se	oftware to d	disable rece	eption.
TB8	The	9th data bit t	hat will be t	ransmitted	d in Modes	2 and 3. Se	t or clear by	software a	s desired.	
RB8		odes 2 and 3 ode 0, RB8 i		ata bit that	was recei	ved. In Mode	= 1, if SM2 =	: 0, RB8 is 1	the stop bit	that was received.
ті						nd of the 8th cleared by s		lode 0, or a	at the begin	ning of the stop bit in the
RI						d of the 8th b see SM2). M				ugh the stop bit time in
TE: 10D0 is locate	ed at PCOI									

Figure 7. S0CON: Serial Port Control Register

P89C668




Figure 8. UART Framing Error Detection




Figure 9. UART Multiprocessor Communication, Automatic Address Recognition

### **Interrupt Priority Structure**

The P89C668 has an 8 source four-level interrupt structure (see Table 8).

There are 4 SFRs associated with the four-level interrupt. They are the IE, IEN1, IP, and IPH. (See Figures 10, 11, 12, and 13.) The IPH (Interrupt Priority High) register makes the four-level interrupt structure possible. The IPH is located at SFR address B7H. The structure of the IPH register and a description of its bits is shown in Figure 12.

The function of the IPH SFR is simple and when combined with the IP SFR determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

PRIORI	TY BITS	
IPH.x	IP.x	
0	0	Level 0 (lowest priority)
0	1	Level 1
1	0	Level 2
1	1	Level 3 (highest priority)

The priority scheme for servicing the interrupts is the same as that for the 80C51, except there are four interrupt levels rather than two as on the 80C51. An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

### Table 8.Interrupt Table

SOURCE	POLLING PRIORITY	REQUEST BITS	HARDWARE CLEAR?	VECTOR ADDRESS
X0	1	IE0	N (L) <sup>1</sup> Y (T) <sup>2</sup>	03H
SI01 (I <sup>2</sup> C)	2	—	N	2BH
Т0	3	TP0	Y	0BH
X1	4	IE1	N (L) Y (T)	13H
T1	5	TF1	Y	1BH
SP	6	RI, TI	N	23H
T2	7	TF2, EXF2	N	3BH
PCA	8	CF, CCFn n = 0–4	Ν	33H

#### NOTES:

1. L = Level activated


2. T = Transition activated

			7	6	5	4	3	2	1	0		
	IEN0	(0A8H)	EA	EC	ES1	ES0	ET1	EX1	ET0	EX0		
				Enable Bit = 1 enables the interrupt. Enable Bit = 0 disables it.								
BI	Т	SYMBOL	FUNC	FUNCTION								
IE	N0.7	EA	Global disable bit. If EA = 0, all interrupts are disabled. If EA = 1, each interrupt can be individually enabled or disabled by setting or clearing its enable bit.									
IE	N0.6	EC	PCA ir	iterrupt er	able bit	•	•					
IE	N0.5	ES1	I <sup>2</sup> C int	errupt ena	ble bit.							
ΙE	N0.4	ES0	Serial	Port interi	upt enabl	e bit.						
IE	N0.3	ET1	Timer	1 interrup	enable b	it.						
IE	N0.2	EX1	Extern	al interrup	t 1 enable	e bit.						
IE	N0.1	ET0	Timer	0 interrup	enable b	it.						
IE	N0.0	EX0	Extern	al interrup	t 0 enable	e bit.						

Figure 10. IE Registers

		7	6	5	4	3	2	1	0	
	IP (0B8H)	PT2	PPC	PS1	PS0	PT1	PX1	PT0	PX0	
			Priority Bit = 1 assigns high priority Priority Bit = 0 assigns low priority							
BIT	SYMBOL	FUNC	FUNCTION							
IP.7	PT2	Timer	2 interrup	priority b	it.					
IP.6	PPC	PCA ir	nterrupt pr	iority bit						
IP.5	PS1	Serial	I/O1 (I <sup>2</sup> C)	interrupt	priority bit					
IP.4	PS0	Serial	Port interi	upt priorit	y bit.					
IP.3	PT1	Timer	1 interrup	priority b	it.					
IP.2	PX1	Extern	al interrup	t 1 priority	y bit.					
IP.1	PT0	Timer	0 interrup	priority b	it.					
IP.0	PX0	Extern	al interrup	t 0 priorit	y bit.				SU0146	

Figure 11. IP Registers



### Figure 12. IPH Registers




Figure 13. IEN1 Registers


### P89C668

### **Reduced EMI Mode**

The AO bit (AUXR.0) in the AUXR register when set disables the ALE output.

#### Reduced EMI Mode

### AUXR (8EH)



#### **Dual DPTR**

The dual DPTR structure (see Figure 14) is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 that allows the program code to switch between them.

- New Register Name: AUXR1#
- SFR Address: A2H
- Reset Value: xxxxxx0B

#### AUXR1 (A2H)

7	6	5	4	3	2	1	0
-	-	ENBOOT	-	GF2	0	-	DPS

Where:

DPS = AUXR1/bit0 = Switches between DPTR0 and DPTR1.

Select Reg	DPS
DPTR0	0
DPTR1	1

The DPS bit status should be saved by software when switching between DPTR0 and DPTR1.

The GF2 bit is a general purpose user-defined flag. Note that bit 2 is not writable and is always read as a zero. This allows the DPS bit to

be quickly toggled simply by executing an INC AUXR1 instruction without affecting the GF2 bit.

The ENBOOT bit determines whether the BOOTROM is enabled or disabled. This bit will automatically be set if the status byte is non zero during reset or  $\overline{PSEN}$  is pulled low, ALE floats high, and EA >  $V_{IH}$  on the falling edge of reset. Otherwise, this bit will be cleared during reset.




Figure 14.

#### **DPTR Instructions**

The instructions that refer to DPTR refer to the data pointer that is currently selected using the AUXR1/bit 0 register. The six instructions that use the DPTR are as follows:

INC DPTR	Increments the data pointer by 1
MOV DPTR, #data16	Loads the DPTR with a 16-bit constant
MOV A, @ A+DPTR	Move code byte relative to DPTR to ACC
MOVX A, @ DPTR	Move external RAM (16-bit address) to ACC
MOVX @ DPTR , A	Move ACC to external RAM (16-bit address)
JMP @ A + DPTR	Jump indirect relative to DPTR

The data pointer can be accessed on a byte-by-byte basis by specifying the low or high byte in an instruction which accesses the SFRs. See application note AN458 for more details.

### 80C51 8-bit Flash microcontroller family 64KB ISP Flash with 8KB RAM

### Programmable Counter Array (PCA)

The Programmable Counter Array available on the and P89C668 is a special 16-bit Timer that has five 16-bit capture/compare modules associated with it. Each of the modules can be programmed to operate in one of four modes: rising and/or falling edge capture, software timer, high-speed output, or pulse width modulator. Each module has a pin associated with it in port 1. Module 0 is connected to P1.3(CEX0), module 1 to P1.4(CEX1), etc. The basic PCA configuration is shown in Figure 15.

The PCA timer is a common time base for all five modules and can be programmed to run at: 1/6 the oscillator frequency, 1/2 the oscillator frequency, the Timer 0 overflow, or the input on the ECI pin (P1.2). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR as follows (see Figure 18):

### CPS1 CPS0 PCA Timer Count Source

- 0 0 1/6 oscillator frequency
- 0 1 1/2 oscillator frequency
- 1 0 Timer 0 overflow
- 1 1 External Input at ECI pin

In the CMOD SFR are three additional bits associated with the PCA. They are CIDL which allows the PCA to stop during idle mode, WDTE which enables or disables the watchdog function on module 4, and ECF which when set causes an interrupt and the PCA overflow flag CF (in the CCON SFR) to be set when the PCA timer overflows. These functions are shown in Figure 16.

The watchdog timer function is implemented in module 4 (see Figure 25).

The CCON SFR contains the run control bit for the PCA and the flags for the PCA timer (CF) and each module (refer to Figure 19). To run the PCA the CR bit (CCON.6) must be set by software. The PCA is shut off by clearing this bit. The CF bit (CCON.7) is set when the PCA counter overflows and an interrupt will be generated if the

ECF bit in the CMOD register is set, The CF bit can only be cleared by software. Bits 0 through 4 of the CCON register are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software. The PCA interrupt system shown in Figure 17.

Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0, CCAPM1 for module 1, etc. (see Figure 20). The registers contain the bits that control the mode that each module will operate in. The ECCF bit (CCAPMn.0 where n=0, 1, 2, 3, or 4 depending on the module) enables the CCF flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module. PWM (CCAPMn.1) enables the pulse width modulation mode. The TOG bit (CCAPMn.2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register. The match bit MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.

The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition. The last bit in the register ECOM (CCAPMn.6) when set enables the comparator function. Figure 21 shows the CCAPMn settings for the various PCA functions.

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output.




Figure 15. Programmable Counter Array (PCA)

### P89C668




Figure 16. PCA Timer/Counter




Figure 17. PCA Interrupt System

	CI	MOD Add	ress = C1H						R	eset Value = 00XX X000E
	Γ	CIDL	WDTE	_	_	_	CPS1	CPS0	ECF	]
	Bit:	7	6	5	4	3	2	1	0	
Symbol	Func	tion								
CIDL			itrol: CIDL = during idle.	0 progran	ns the PCA	Counter to	continue fui	nctioning du	ring idle M	ode. CIDL = 1 programs
WDTE	Watch	ndog Timer	Enable: WI	DTE = 0 di	sables Wate	chdog Time	er function o	n PCA Mod	ule 4. WDT	E = 1 enables it.
_		0	d, reserved			0				
CPS1		•	e Select bit							
CPS0	PCA	Count Puls	e Select bit	0						
01 00	CPS1			d PCA In	out**					
	0	0	0	Intern	al clock, fos	c ÷ 6				
	0	1	1		al clock, fos	0				
	1	0	2		0 overflow					
	1	1	3	Exterr	nal clock at	ECI/P1.2 p	in (max. rate	$e = f_{OSC} \div 4$	)	
ECF		Enable Cou unction of C		ow interrup	ot: ECF = 1	enables Cl	F bit in CCO	N to genera	te an interr	upt. ECF = 0 disables
new bit will			reserved bits. The vill be 1. The vi					oke new feature	s. In that case	, the reset or inactive value of the

### Figure 18. CMOD: PCA Counter Mode Register

	Bit A	ddressable								
		CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0	
	Bit:	7	6	5	4	3	2	1	0	
Symbol	Fune	ction								
CF		Counter O								if bit ECF in CMOD is
							,			
CR		Counter Ru	un control b	it. Set by s				. Must be c		oftware to turn the PCA
CR -	cour			-	oftware to tu			. Must be c		oftware to turn the PCA
CR - CCF4	cour Not i	iter off. mplemente	d, reserved	for future u	oftware to tu ise*.	ırn the PCA	counter on		leared by se	oftware to turn the PCA d by software.
– CCF4	cour Not i PCA	iter off. mplemente Module 4 ii	d, reserved nterrupt flag	for future u . Set by ha	oftware to tu ise*. irdware whe	irn the PCA en a match c	counter on	ccurs. Mus	leared by so t be cleared	
– CCF4 CCF3	cour Not i PCA PCA	iter off. mplemente Module 4 in Module 3 in	d, reserved nterrupt flag nterrupt flag	for future u . Set by ha . Set by ha	oftware to tu use*. urdware whe urdware whe	rn the PCA n a match c	or capture of capture of	ccurs. Mus ccurs. Mus	leared by so t be cleared t be cleared	d by software.
-	cour Not i PCA PCA PCA	nter off. mplementer Module 4 in Module 3 in Module 2 in	d, reserved nterrupt flag nterrupt flag nterrupt flag	for future u I. Set by ha I. Set by ha I. Set by ha	oftware to tu ise*. irdware whe irdware whe irdware whe	ern the PCA en a match c en a match c en a match c	or capture of capture	ccurs. Mus ccurs. Mus ccurs. Mus	leared by so t be cleared t be cleared t be cleared	d by software. d by software.
– CCF4 CCF3 CCF2	cour Not i PCA PCA PCA PCA	nter off. mplementer Module 4 in Module 3 in Module 2 in Module 1 in	d, reserved nterrupt flag nterrupt flag nterrupt flag nterrupt flag	for future u I. Set by ha I. Set by ha I. Set by ha	oftware to tu use*. urdware whe urdware whe urdware whe urdware whe	en a match o en a match o en a match o en a match o en a match o	or capture of or capture of or capture of or capture of or capture of	ccurs. Mus ccurs. Mus ccurs. Mus ccurs. Mus	leared by set t be cleared t be cleared t be cleared t be cleared	d by software. d by software. d by software.

### Figure 19. CCON: PCA Counter Control Register

		CCA CCA CCA CCA	PM2 0C4 PM3 0C5	4H 5H						
	Not Bit	Addressa	able							
		-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	
	Bit:	7	6	5	4	3	2	1	0	
Symbol	Funct	tion								
-	Not in	nplemente	ed, reserved	for future u	se*.					
ECOMn	Enabl	e Compa	rator. ECOM	n = 1 enabl	es the com	parator fund	ction.			
CAPPn	Captu	ire Positiv	e, CAPPn =	1 enables p	positive edg	e capture.				
CAPNn	Captu	ire Negati	ve, CAPNn :	= 1 enables	negative e	dge capture	Э.			
MATn			IATn = 1, a r set, flagging			ter with this	module's c	compare/ca	pture regist	er causes the CCFn bit
TOGn		e. When T toggle.	TOGn = 1, a	match of th	e PCA cour	nter with thi	s module's	compare/ca	apture regis	ter causes the CEXn
PWMn	Pulse	Width Mo	dulation Mo	de. PWMn	= 1 enables	the CEXn	pin to be us	sed as a pu	lse width me	odulated output.
	E s a la l		orrupt Ench		e/capture fl			rogistor to	aonorato ar	a interrupt

\*User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

Figure 20. CCAPMn: PCA Modules Compare/Capture Registers

-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	MODULE FUNCTION
Х	0	0	0	0	0	0	0	No operation
Х	Х	1	0	0	0	0	Х	16-bit capture by a positive-edge trigger on CEXn
Х	Х	0	1	0	0	0	Х	16-bit capture by a negative trigger on CEXn
Х	Х	1	1	0	0	0	Х	16-bit capture by a transition on CEXn
Х	1	0	0	1	0	0	Х	16-bit Software Timer
Х	1	0	0	1	1	0	Х	16-bit High Speed Output
Х	1	0	0	0	0	1	0	8-bit PWM
Х	1	0	0	1	Х	0	Х	Watchdog Timer

Figure 21. PCA Module Modes (CCAPMn Register)

#### PCA Capture Mode

To use one of the PCA modules in the capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated. Refer to Figure 22.

#### 16-bit Software Timer Mode

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set (see Figure 23).

#### High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA

counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (see Figure 24).

#### Pulse Width Modulator Mode

All of the PCA modules can be used as PWM outputs. Figure 25 shows the PWM function. The frequency of the output depends on the source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. the allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.

### P89C668




Figure 22. PCA Capture Mode




Figure 23. PCA Compare Mode




Figure 24. PCA High Speed Output Mode




Figure 25. PCA PWM Mode

## 80C51 8-bit Flash microcontroller family 64KB ISP Flash with 8KB RAM




Figure 26. PCA Watchdog Timer m(Module 4 only)

#### PCA Watchdog Timer

An on-board watchdog timer is available with the PCA to improve the reliability of the system without increasing chip count. Watchdog timers are useful for systems that are susceptible to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module that can be programmed as a watchdog. However, this module can still be used for other modes if the watchdog is not needed.

Figure 26 shows a diagram of how the watchdog works. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

In order to hold off the reset, the user has three options:

- 1. periodically change the compare value so it will never match the PCA timer,
- 2. periodically change the PCA timer value so it will never match the compare values, or
- 3. disable the watchdog by clearing the WDTE bit before a match occurs and then re-enable it.

The first two options are more reliable because the watchdog timer is never disabled as in option #3. If the program counter ever goes astray, a match will eventually occur and cause an internal reset. The second option is also not recommended if other PCA modules are being used. Remember, the PCA timer is the time base for **all** modules; changing the time base for other modules would not be a good idea. Thus, in most applications the first solution is the best option.

Figure 27 shows the code for initializing the watchdog timer. Module 4 can be configured in either compare mode, and the WDTE bit in CMOD must also be set. The user's software then must periodically change (CCAP4H,CCAP4L) to keep a match from occurring with the PCA timer (CH,CL). This code is given in the WATCHDOG routine in Figure 27.

This routine should not be part of an interrupt service routine, because if the program counter goes astray and gets stuck in an infinite loop, interrupts will still be serviced and the watchdog will keep getting reset. Thus, the purpose of the watchdog would be defeated. Instead, call this subroutine from the main program within  $2^{16}$  count of the PCA timer.

INIT\_WATCHDOG:

## 80C51 8-bit Flash microcontroller family 64KB ISP Flash with 8KB RAM

MOV	CCAPM4,	#4CH	;	Module 4 in compare mode
MOV	CCAP4L,	#0FFH	;	Write to low byte first
MOV	CCAP4H,	#0FFH	;	Before PCA timer counts up to
			;	FFFF Hex, these compare values
			;	must be changed
ORL	CMOD, #4	lОН	;	Set the WDTE bit to enable the
			;	watchdog timer without changing
			;	the other bits in CMOD
;				
;*****	* * * * * * * *	*********	***	* * * * * * * * * * * * * * * * * * * *
;				
; Main	program	goes here, bu	ıt	CALL WATCHDOG periodically.
;				
;*****	*******	* * * * * * * * * * * * * *	***	* * * * * * * * * * * * * * * * * * * *
;				
WATCHDO	)G:			
CLR	EA		;	Hold off interrupts
MOV	CCAP4L,	#00	;	Next compare value is within
MOV	CCAP4H,	CH	;	255 counts of the current PCA
SETE	B EA		;	timer value
RET				

Figure 27. PCA Watchdog Timer Initialization Code

## P89C668

### Expanded Data RAM Addressing

The P89C668 has internal data memory that is mapped into four separate segments: the lower 128 bytes of RAM, upper 128 bytes of RAM, 128 bytes Special Function Register (SFR), and 7936 bytes expanded RAM (ERAM).

The four segments are:

- 1. The Lower 128 bytes of RAM (addresses 00H to 7FH) are directly and indirectly addressable.
- The Upper 128 bytes of RAM (addresses 80H to FFH) are indirectly addressable only.
- The Special Function Registers, SFRs, (addresses 80H to FFH) are directly addressable only.
- The 7936-bytes expanded RAM (ERAM, 00H 1EFFH) are indirectly accessed by move external instruction, MOVX, and with the EXTRAM bit cleared, see Figure 28.

The Lower 128 bytes can be accessed by either direct or indirect addressing. The Upper 128 bytes can be accessed by indirect addressing only. The Upper 128 bytes occupy the same address space as the SFR. That means they have the same address, but are physically separate from SFR space.

When an instruction accesses an internal location above address 7FH, the CPU knows whether the access is to the upper 128 bytes of data RAM or to SFR space by the addressing mode used in the instruction. Instructions that use direct addressing access SFR space. For example:

MOV 0A0H,#data

accesses the SFR at location 0A0H (which is P2). Instructions that use indirect addressing access the Upper 128 bytes of data RAM.

For example:

MOV @R0,#data

where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

The ERAM can be accessed by indirect addressing, with EXTRAM bit cleared and MOVX instructions. This part of memory is physically located on-chip, logically occupies the first 7936-bytes of external data memory.

With EXTRAM = 0, the ERAM is indirectly addressed, using the MOVX instruction in combination with any of the registers R0, R1 of the selected bank or DPTR. An access to ERAM will not affect ports P0, P3.6 (WR#) and P3.7 (RD#). P2 SFR is output during external addressing. For example, with EXTRAM = 0,

MOVX @R0,#data

where R0 contains 0A0H, access the ERAM at address 0A0H rather than external memory. An access to external data memory locations higher than 7936 (i.e., 1F00H to FFFFH) will be performed with the MOVX DPTR instructions in the same way as in the standard 80C51, so with P0 and P2 as data/address bus, and P3.6 and P3.7 as write and read timing signals. Refer to Figure 29.

With EXTRAM = 1, MOVX @Ri and MOVX @DPTR will be similar to the standard 80C51. MOVX @ Ri will provide an 8-bit address multiplexed with data on Port 0 and any output port pins can be used to output higher order address bits. This is to provide the external paging capability. MOVX @DPTR will generate a 16-bit address. Port 2 outputs the high-order eight address bits (the contents of DPH) while Port 0 multiplexes the low-order eight address bits (DPL) with data. MOVX @Ri and MOVX @DPTR will generate either read or write signals on P3.6 (WR) and P3.7 (RD).

The stack pointer (SP) may be located anywhere in the 256 bytes RAM (lower and upper RAM) internal data memory. The stack may not be located in the ERAM.

AUXR	Addres	ss = 8EH								Reset Value = xxxx xx10B				
	Not Bit	Addressat	ble											
			_	_	_	_	_	EXTRAM	AO					
	Bit:	7	6	5	4	3	2	1	0					
Symbol	Fund	ction												
AO	Disa	Disable/Enable ALE												
EXTRAM	AO     Operating Mode       0     ALE is emitted at a constant rate of <sup>1</sup> / <sub>3</sub> the oscillator frequency.       1     ALE is active only during a MOVX or MOVC instruction.       Internal/External RAM (00H – 1EFFH) access using MOVX @Ri/@DPTR													
		RAM	Operating	<b>Mode</b> AM (00H–	-1EFFH) acc	0								
_	Not i	mplemente	d, reserved t	or future u	ise*.									
			served bits. The 1. The value rea				oducts to invok	e new features.	In that case,	the reset or inactive value of the new				
										SU0110				

Figure 28. AUXR: Auxiliary Register

P89C668




Figure 29. Internal and External Data Memory Address Space with EXTRAM = 0

### HARDWARE WATCHDOG TIMER (ONE-TIME ENABLED WITH RESET-OUT FOR P89C668)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a 14-bit counter and the WatchDog Timer reset (WDTRST) SFR. The WDT is disabled at reset. To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, it will increment every machine cycle while the oscillator is running and there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output reset HIGH pulse at the RST-pin (see the note below).

### Using the WDT

To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, the user needs to service it by writing to 01EH and 0E1H to WDTRST to avoid WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH) and this will reset the device. When WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycles. To reset the WDT, the user must write 01EH and 0E1H to WDTRST. WDTRST is a write only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the reset pin (see note below). The RESET pulse duration is  $98 \times T_{OSC}$ , where  $T_{OSC} = 1/f_{OSC}$ . To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

### P89C668

### **ABSOLUTE MAXIMUM RATINGS1**, 2, 3

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 or -40 to +85	°C
Storage temperature range	-65 to +150	°C
Voltage on EA/V <sub>PP</sub> pin to V <sub>SS</sub>	0 to +13.0	V
Voltage on any other pin to $V_{SS}$	-0.5 to +6.5	V
Maximum I <sub>OL</sub> per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W

NOTES:

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted. 2.

3.

### DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0 \degree C$  to +70  $\degree C$ . 5 V ± 10% or -40  $\degree C$  to +85  $\degree C$ : 5 V ±5%: V<sub>SS</sub> = 0 V

SYM-	DADAMETED	TEST	LIMITS				
BOL	PARAMETER	CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT	
V <sub>IL</sub>	Input low voltage	4.5 V < V <sub>CC</sub> < 5.5 V	-0.5		0.2 V <sub>CC</sub> -0.1	V	
V <sub>IL2</sub>	Input low voltage to P1.6/SCL, P1.7/SDA <sup>11</sup>		-0.5		0.3V <sub>DD</sub>	V	
V <sub>IH</sub>	Input high voltage (ports 0, 1, 2, 3, EA)		0.2V <sub>CC</sub> +0. 9		V <sub>CC</sub> +0.5	V	
V <sub>IH1</sub>	Input high voltage, XTAL1, RST		0.7V <sub>CC</sub>		V <sub>CC</sub> +0.5	V	
V <sub>IH2</sub>	Input high voltage, P1.6/SCL, P1.7/SDA <sup>11</sup>		0.7V <sub>DD</sub>		6.0	V	
V <sub>OL</sub>	Output low voltage, ports 1, 2, 3 <sup>8</sup>	$V_{CC} = 4.5 V$ $I_{OL} = 1.6 mA^2$			0.4	V	
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN 7, 8	$V_{CC} = 4.5 V$ $I_{OL} = 3.2 mA^2$			0.45	V	
V <sub>OL2</sub>	Output low voltage, P1.6/SCL, P1.7/SDA	I <sub>OL</sub> = 3.0 mA			0.4	V	
V <sub>OH</sub>	Output high voltage, ports 1, 2, 3 <sup>3</sup>	$V_{CC} = 4.5 V$ $I_{OH} = -30 \mu A$	V <sub>CC</sub> – 0.7			V	
V <sub>OH1</sub>	Output high voltage (port 0 in external bus mode), $ALE^9$ , $\overrightarrow{PSEN^3}$	V <sub>CC</sub> = 4.5 V I <sub>OH</sub> = -3.2 mA	V <sub>CC</sub> – 0.7			V	
IIL	Logical 0 input current, ports 1, 2, 3	V <sub>IN</sub> = 0.4 V	-1		-75	μΑ	
I <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3 <sup>6</sup>	V <sub>IN</sub> = 2.0 V See Note 4			-650	μA	
I <sub>LI</sub>	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$			±10	μΑ	
I <sub>L2</sub>	Input leakage current, P1.6/SCL, P1.7/SDA	0 V < VI < 6 V 0 V < V <sub>DD</sub> < 5.5 V			10	μA	
I <sub>CC</sub>	Power supply current (see Figure 37): Active mode (see Note 5) Idle mode (see Note 5) Power-down mode or clock stopped (see Figure 44 for conditions)	See Note 5 $T_{amb} = 0 \ ^{\circ}C \ to \ 70 \ ^{\circ}C$		20	100	μΑ	
	Programming and erase mode	$T_{amb} = -40 \degree C \text{ to } +85 \degree C$ $f_{osc} = 20 \text{ MHz}$		60	125	μA mA	
R <sub>RST</sub>	Internal reset pull-down resistor		40		225	kΩ	
C <sub>IO</sub>	Pin capacitance <sup>10</sup> (except EA)				15	pF	

NOTES:

Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.

Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vol s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.

Capacitive loading on ports 0 and 2 may cause the V<sub>OH</sub> on ALE and PSEN to momentarily fall below the V<sub>CC</sub>-0.7 specification when the 3. address bits are stabilizing.

Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2 V.

5. See Figures 41 through 44 for  $I_{CC}$  test conditions and Figure 37 for  $I_{CC}$  vs Freq.

Active mode: I<sub>CC(MAX)</sub> = (2.8 × FREQ. + 8.0)mA for all devices, in 6 clock mode; (1.4 × FREQ. + 8.0)mA in 12 clock mode.

 $I_{CC(MAX)} = (1.2 \times FREQ. +1.0)$ mA in 6 clock mode;  $(0.6 \times FREQ. +1.0)$ mA in 12 clock mode. Idle mode:

6. This value applies to  $T_{amb} = 0 \degree C$  to +70  $\degree C$ . 7. Load capacitance for port 0, ALE, and  $\overrightarrow{PSEN} = 100 \text{ pF}$ , load capacitance for all other outputs = 80 pF.

8. Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows:

Maximum IOL per port pin: 15 mA (\*NOTE: This is 85 °C specification.)

- Maximum IOL per 8-bit port: 26 mA
- Maximum total I<sub>OL</sub> for all outputs: 71 mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

9. ALE is tested to V<sub>OH1</sub>, except when ALE is off then V<sub>OH</sub> is the voltage specification.

- 10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF (except EA is 25 pF).
- 11. The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I<sup>2</sup>C specification, so an input voltage below 1.5 V will be recognized as a logic 0 while an input voltage above 3.0 V will be recognized as a logic 1.

P89C668

### Preliminary data

## 80C51 8-bit Flash microcontroller family 64KB ISP Flash with 8KB RAM

P89C668

## AC ELECTRICAL CHARACTERISTICS (6 CLOCK MODE) $T_{amb} = 0 \ ^{\circ}C \ to \ +70 \ ^{\circ}C, \ V_{CC} = 5 \ V \pm 10\% \ or \ -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C, \ V_{CC} = 5 \ V \pm 5\%, \ V_{SS} = 0 \ V^{1, 2, 3}$

			VARIABL	E CLOCK <sup>4</sup>	20 MHz	CLOCK <sup>4</sup>	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	רואט
1/t <sub>CLCL</sub>	30	Oscillator frequency	0	20	0	20	MHz
t <sub>LHLL</sub>	30	ALE pulse width	t <sub>CLCL</sub> -40		10		ns
t <sub>AVLL</sub>	30	Address valid to ALE low	0.5t <sub>CLCL</sub> -20		5		ns
t <sub>LLAX</sub>	30	Address hold after ALE low	0.5t <sub>CLCL</sub> -20		5		ns
t <sub>LLIV</sub>	30	ALE low to valid instruction in		2t <sub>CLCL</sub> -65		35	ns
t <sub>LLPL</sub>	30	ALE low to PSEN low	0.5t <sub>CLCL</sub> -20		5		ns
t <sub>PLPH</sub>	30	PSEN pulse width	1.5t <sub>CLCL</sub> -45		30		ns
t <sub>PLIV</sub>	30	PSEN low to valid instruction in		1.5t <sub>CLCL</sub> -60		15	ns
t <sub>PXIX</sub>	30	Input instruction hold after PSEN	0		0		ns
t <sub>PXIZ</sub>	30	Input instruction float after PSEN		0.5t <sub>CLCL</sub> -20		5	ns
t <sub>AVIV</sub>	30	Address to valid instruction in		2.5t <sub>CLCL</sub> -80		45	ns
t <sub>PLAZ</sub>	30	PSEN low to address float		10		10	ns
Data Mem	ory	•	•				
t <sub>RLRH</sub>	31, 32	RD pulse width	3t <sub>CLCL</sub> -100		50		ns
t <sub>WLWH</sub>	31, 32	WR pulse width	3t <sub>CLCL</sub> -100		50		ns
t <sub>RLDV</sub>	31, 32	RD low to valid data in		2.5t <sub>CLCL</sub> -90		35	ns
t <sub>RHDX</sub>	31, 32	Data hold after RD	0		0		ns
t <sub>RHDZ</sub>	31, 32	Data float after RD		t <sub>CLCL</sub> -20		5	ns
t <sub>LLDV</sub>	31, 32	ALE low to valid data in		4t <sub>CLCL</sub> -150		50	ns
t <sub>AVDV</sub>	31, 32	Address to valid data in		4.5t <sub>CLCL</sub> -165		60	ns
t <sub>LLWL</sub>	31, 32	ALE low to RD or WR low	1.5t <sub>CLCL</sub> -50	1.5t <sub>CLCL</sub> +50	25	125	ns
t <sub>AVWL</sub>	31, 32	Address valid to WR low or RD low	2t <sub>CLCL</sub> -75		25		ns
t <sub>QVWX</sub>	31, 32	Data valid to WR transition	0.5t <sub>CLCL</sub> -25		0		ns
t <sub>WHQX</sub>	31, 32	Data hold after WR	0.5t <sub>CLCL</sub> -20		5		ns
t <sub>QVWH</sub>	32	Data valid to WR high	3.5t <sub>CLCL</sub> -130		45		ns
t <sub>RLAZ</sub>	31, 32	RD low to address float		0		0	ns
t <sub>WHLH</sub>	31, 32	RD or WR high to ALE high	0.5t <sub>CLCL</sub> -20	0.5t <sub>CLCL</sub> +20	5	45	ns
External C	lock		•				
t <sub>CHCX</sub>	34	High time	20	t <sub>CLCL</sub> -t <sub>CLCX</sub>			ns
t <sub>CLCX</sub>	34	Low time	20	t <sub>CLCL</sub> -t <sub>CHCX</sub>			ns
t <sub>CLCH</sub>	34	Rise time		5			ns
t <sub>CHCL</sub>	34	Fall time		5			ns
Shift Regi	ster	•			-	•	
t <sub>XLXL</sub>	33	Serial port clock cycle time	6t <sub>CLCL</sub>		300		ns
t <sub>QVXH</sub>	33	Output data setup to clock rising edge	5t <sub>CLCL</sub> -133		117		ns
t <sub>XHQX</sub>	33	Output data hold after clock rising edge	t <sub>CLCL</sub> -30		20		ns
t <sub>XHDX</sub>	33	Input data hold after clock rising edge	0		0	1	ns
t <sub>XHDV</sub>	33	Clock rising edge to input data valid		5t <sub>CLCL</sub> -133		117	ns

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

Interfacing the microcontroller to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.
 Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.

### AC ELECTRICAL CHARACTERISTICS (6 CLOCK MODE) (Continued)

 $T_{amb} = 0 \text{ °C to } +70 \text{ °C}, V_{CC} = 5 \text{ V} \pm 10\% \text{ or } -40 \text{ °C to } +85 \text{ °C}, V_{CC} = 5 \text{ V} \pm 5\%, V_{SS} = 0 \text{ V}^{1, 2}$ 

SYMBOL	PARAMETER	INPUT	OUTPUT	
I <sup>2</sup> C Interfac	ce			
t <sub>HD;STA</sub>	START condition hold time	≥ 7 t <sub>CLCL</sub>	> 4.0 µs <sup>4</sup>	
t <sub>LOW</sub>	SCL low time	≥ 8 t <sub>CLCL</sub>	> 4.7 μs <sup>4</sup>	
t <sub>HIGH</sub>	SCL high time	≥ 7 t <sub>CLCL</sub>	> 4.0 µs <sup>4</sup>	
t <sub>RC</sub>	SCL rise time	≤ 1 μs	_ 5	
t <sub>FC</sub>	SCL fall time	≤ 0.3 μs	< 0.3 μs <sup>6</sup>	
t <sub>SU;DAT1</sub>	Data set-up time	≥ 250 ns	> 10 t <sub>CLCL</sub> – t <sub>RD</sub>	
t <sub>SU;DAT2</sub>	SDA set-up time (before rep. START cond.)	≥ 250 ns	> 1 µs <sup>4</sup>	
t <sub>SU;DAT3</sub>	SDA set-up time (before STOP cond.)	≥ 250 ns	> 4 t <sub>CLCL</sub>	
t <sub>HD;DAT</sub>	Data hold time	≥ 0 ns	$> 4 t_{CLCL} - t_{FC}$	
t <sub>SU;STA</sub>	Repeated START set-up time	$\geq$ 7 t <sub>CLCL</sub> <sup>4</sup>	> 4.7 µs <sup>4</sup>	
t <sub>SU;STO</sub>	STOP condition set-up time	$\geq$ 7 t <sub>CLCL</sub> <sup>4</sup>	> 4.0 µs <sup>4</sup>	
t <sub>BUF</sub>	Bus free time	$\geq$ 7 t <sub>CLCL</sub> <sup>4</sup>	> 4.7 µs <sup>4</sup>	
t <sub>RD</sub>	SDA rise time	≤ 1 μs <sup>7</sup>	_ 5	
t <sub>FD</sub>	SDA fall time	≤ 300 ns <sup>7</sup>	< 0.3 μs <sup>6</sup>	

NOTES:

1. Parameters are valid over operating temperature range and voltage range unless otherwise specified.

2. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

3. These values are characterized but not 100% production tested.

At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.
 Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1 μs.</li>

6. Spikes on the SDA and SCL lines with a duration of less than 3 t<sub>CLCL</sub> will be filtered out. Maximum capacitance on bus-lines SDA and

SCL = 400 pF.

7.  $t_{CLCL} = 1/f_{OSC}$  = one oscillator clock period at pin XTAL1.

P89C668

## AC ELECTRICAL CHARACTERISTICS (12 CLOCK MODE) T<sub>amb</sub> = 0 °C to +70 °C, V<sub>CC</sub> = 5 V $\pm$ 10%, or -40 °C to +85 °C, V<sub>CC</sub> = 5 V $\pm$ 5%, V<sub>SS</sub> = 0 V<sup>1, 2, 3</sup>

SYMBOL	FIGURE	PARAMETER	VARIABL	E CLOCK <sup>4</sup>	33 MHz CLOCK <sup>4</sup>		
			MIN	MAX	MIN	MAX	
1/t <sub>CLCL</sub>	30	Oscillator frequency	0	33	0	33	MHz
t <sub>LHLL</sub>	30	ALE pulse width	2t <sub>CLCL</sub> -40		21		ns
t <sub>AVLL</sub>	30	Address valid to ALE low	t <sub>CLCL</sub> -25		5		ns
t <sub>LLAX</sub>	30	Address hold after ALE low	t <sub>CLCL</sub> -25		5		ns
t <sub>LLIV</sub>	30	ALE low to valid instruction in		4t <sub>CLCL</sub> -65		55	ns
t <sub>LLPL</sub>	30	ALE low to PSEN low	t <sub>CLCL</sub> -25		5		ns
t <sub>PLPH</sub>	30	PSEN pulse width	3t <sub>CLCL</sub> -45		45		ns
t <sub>PLIV</sub>	30	PSEN low to valid instruction in		3t <sub>CLCL</sub> -60		30	ns
t <sub>PXIX</sub>	30	Input instruction hold after PSEN	0		0		ns
t <sub>PXIZ</sub>	30	Input instruction float after PSEN		t <sub>CLCL</sub> -25		5	ns
t <sub>AVIV</sub>	30	Address to valid instruction in		5t <sub>CLCL</sub> -80		70	ns
t <sub>PLAZ</sub>	30	PSEN low to address float		10		10	ns
Data Mem	ory	•					<u> </u>
t <sub>RLRH</sub>	31, 32	RD pulse width	6t <sub>CLCL</sub> -100		82		ns
t <sub>WLWH</sub>	31, 32	WR pulse width	6t <sub>CLCL</sub> -100		82		ns
t <sub>RLDV</sub>	31, 32	RD low to valid data in		5t <sub>CLCL</sub> -90		60	ns
t <sub>RHDX</sub>	31, 32	Data hold after RD	0		0		ns
t <sub>RHDZ</sub>	31, 32	Data float after RD		2t <sub>CLCL</sub> -28		32	ns
t <sub>LLDV</sub>	31, 32	ALE low to valid data in		8t <sub>CLCL</sub> -150		90	ns
t <sub>AVDV</sub>	31, 32	Address to valid data in		9t <sub>CLCL</sub> -165		105	ns
t <sub>LLWL</sub>	31, 32	ALE low to RD or WR low	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	40	140	ns
t <sub>AVWL</sub>	31, 32	Address valid to WR low or RD low	4t <sub>CLCL</sub> -75		45		ns
t <sub>QVWX</sub>	31, 32	Data valid to WR transition	t <sub>CLCL</sub> -30		0		ns
t <sub>WHQX</sub>	31, 32	Data hold after WR	t <sub>CLCL</sub> -25		5		ns
t <sub>QVWH</sub>	32	Data valid to WR high	7t <sub>CLCL</sub> -130		80		ns
t <sub>RLAZ</sub>	31, 32	RD low to address float		0		0	ns
t <sub>WHLH</sub>	31, 32	RD or WR high to ALE high	t <sub>CLCL</sub> -25	t <sub>CLCL</sub> +25	5	55	ns
External C	lock	•	•	•			·
t <sub>CHCX</sub>	34	High time	17	t <sub>CLCL</sub> -t <sub>CLCX</sub>			ns
t <sub>CLCX</sub>	34	Low time	17	t <sub>CLCL</sub> -t <sub>CHCX</sub>			ns
t <sub>CLCH</sub>	34	Rise time		5			ns
t <sub>CHCL</sub>	34	Fall time		5			ns
Shift Regi	ster		· ·	-	-	-	-
t <sub>XLXL</sub>	33	Serial port clock cycle time	12t <sub>CLCL</sub>		360		ns
t <sub>QVXH</sub>	33	Output data setup to clock rising edge	10t <sub>CLCL</sub> -133		167		ns
t <sub>XHQX</sub>	33	Output data hold after clock rising edge	2t <sub>CLCL</sub> -80		50		ns
t <sub>XHDX</sub>	33	Input data hold after clock rising edge	0		0	1	ns
t <sub>XHDV</sub>	33	Clock rising edge to input data valid		10t <sub>CLCL</sub> -133		167	ns

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

3. Interfacing the microcontroller to devices with float times up to 45 ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

4. Parts are tested to 3.5 MHz, but guaranteed to operate down to 0 Hz.

### AC ELECTRICAL CHARACTERISTICS (12 CLOCK MODE) (Continued)

 $T_{amb}$  = 0 °C to +70 °C,  $V_{CC}$  = 5 V ± 10%, or -40 °C to +85 °C,  $V_{CC}$  = 5 V ± 5%,  $V_{SS}$  = 0 V<sup>1, 2</sup>

			1
SYMBOL	PARAMETER	INPUT	OUTPUT
I <sup>2</sup> C Interfa	ce	•	•
t <sub>HD;STA</sub>	START condition hold time	$\geq$ 14 t <sub>CLCL</sub>	> 4.0 µs <sup>4</sup>
t <sub>LOW</sub>	SCL low time	≥ 16 t <sub>CLCL</sub>	> 4.7 µs <sup>4</sup>
tHIGH	SCL high time	≥ 14 t <sub>CLCL</sub>	> 4.0 µs <sup>4</sup>
t <sub>RC</sub>	SCL rise time	≤ 1 μs	_ 5
t <sub>FC</sub>	SCL fall time	≤ 0.3 μs	< 0.3 μs <sup>6</sup>
t <sub>SU;DAT1</sub>	Data set-up time	≥ 250 ns	> 20 t <sub>CLCL</sub> – t <sub>RD</sub>
t <sub>SU;DAT2</sub>	SDA set-up time (before rep. START cond.)	≥ 250 ns	> 1 µs <sup>4</sup>
t <sub>SU;DAT3</sub>	SDA set-up time (before STOP cond.)	≥ 250 ns	> 8 t <sub>CLCL</sub>
t <sub>HD;DAT</sub>	Data hold time	≥ 0 ns	> 8 t <sub>CLCL</sub> – t <sub>FC</sub>
t <sub>SU;STA</sub>	Repeated START set-up time	$\geq$ 14 t <sub>CLCL</sub> <sup>4</sup>	> 4.7 µs <sup>4</sup>
t <sub>SU;STO</sub>	STOP condition set-up time	$\geq$ 14 t <sub>CLCL</sub> <sup>4</sup>	> 4.0 µs <sup>4</sup>
t <sub>BUF</sub>	Bus free time	$\geq$ 14 t <sub>CLCL</sub> <sup>4</sup>	> 4.7 μs <sup>4</sup>
t <sub>RD</sub>	SDA rise time	≤ 1 μs <sup>7</sup>	_ 5
t <sub>FD</sub>	SDA fall time	≤ 300 ns <sup>7</sup>	< 0.3 μs <sup>6</sup>

NOTES:

1. Parameters are valid over operating temperature range and voltage range unless otherwise specified.

2. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

3. These values are characterized but not 100% production tested.

4. At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.

5. Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1  $\mu$ s.

 Spikes on the SDA and SCL lines with a duration of less than 3 t<sub>CLCL</sub> will be filtered out. Maximum capacitance on bus-lines SDA and SCL = 400 pF.

7. t<sub>CLCL</sub> = 1/f<sub>OSC</sub> = one oscillator clock period at pin XTAL1. For 63 ns < t<sub>CLCL</sub> < 285 ns (16 MHz > f<sub>OSC</sub> > 3.5 MHz) the I<sup>2</sup>C interface meets the I<sup>2</sup>C-bus specification for bit-rates up to 100 kbit/s.

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

- A Address
- $\mathsf{C}-\,\mathsf{Clock}$
- D Input data
- H Logic level high
- I Instruction (program memory contents)
- L Logic level low, or ALE

- P PSEN
- Q Output data
- R RD signal
- t Time
- V Valid
- W- WR signal
- X No longer a valid logic level
- Z Float




Figure 30. External Program Memory Read Cycle




Figure 31. External Data Memory Read Cycle




Figure 32. External Data Memory Write Cycle




Figure 33. Shift Register Mode Timing




Figure 34. External Clock Drive

# 80C51 8-bit Flash microcontroller family 64KB ISP Flash with 8KB RAM





Figure 35. AC Testing Input/Output










Figure 37.  $I_{CC}$  vs. FREQ Valid only within frequency specifications of the device under test

## P89C668



### Figure 38. Timing SI01 (I<sup>2</sup>C) Interface







Figure 40. Float Waveform

## P89C668






Figure 42. I<sub>CC</sub> Test Condition, Idle Mode All other pins are disconnected






Figure 43. Clock Signal Waveform for  $I_{CC}$  Tests in Active and Idle Modes  $t_{CLCL}$  =  $t_{CHCL}$  = 10 ns





NOTE:

Ports 1.6 and 1.7 should be connected to  $V_{CC}$  through resistors of sufficiently high value such that the sink current into these pins does not exceed the  $I_{OL1}$  specification.

## 80C51 8-bit Flash microcontroller family 64KB ISP Flash with 8KB RAM

### FLASH EPROM MEMORY

### **GENERAL DESCRIPTION**

The P89C668 Flash memory augments EPROM functionality with in-circuit electrical erasure and programming. The Flash can be read and written as bytes. The Chip Erase operation will erase the entire program memory. The Block Erase function can erase any Flash byte block. In-system programming and standard parallel programming are both available. On-chip erase and write timing generation contribute to a user friendly programming interface.

The P89C668 Flash reliably stores memory contents even after 1000 erase and program cycles. The cell is designed to optimize the erase and programming mechanisms. In addition, the combination of advanced tunnel oxide processing and low internal electric fields for erase and programming operations produces reliable cycling. The P89C668 uses a +5 V V<sub>PP</sub> supply to perform the Program/Erase algorithms.

### FEATURES – IN-SYSTEM PROGRAMMING (ISP) AND IN-APPLICATION PROGRAMMING (IAP)

- Flash EPROM internal program memory with Block Erase.
- Internal 1 kbyte fixed boot ROM, containing low-level in-system programming routines and a default serial loader. User program can call these routines to perform In-Application Programming (IAP). The Boot ROM can be turned off to provide access to the full 64 kbyte Flash memory.
- Boot vector allows user provided Flash loader code to reside anywhere in the Flash memory space. This configuration provides flexibility to the user.
- Default loader in Boot ROM allows programming via the serial port without the need for a user provided loader.
- Up to 64 kbyte external program memory if the internal program memory is disabled (EA = 0).
- Programming and erase voltage +5 V or +12 V.
- Read/Programming/Erase using ISP/IAP:
  - Byte Programming (20 μs).
  - Typical quick erase times (including preprogramming time): Block Erase (8 kbytes or 16 kbytes) in 10 seconds.
     Full Erase (64 kbytes) in 20 seconds.
- Parallel programming with 87C51 compatible hardware interface to programmer.
- In-system programming.
- Programmable security for the code in the Flash.
- 1000 minimum erase/program cycles for each byte.
- 10 year minimum data retention.

### CAPABILITIES OF THE PHILIPS 89C51 FLASH-BASED MICROCONTROLLERS

### Flash organization

The P89C668 contains 64 kbytes of Flash program memory. This memory is organized as 5 separate blocks. The first two blocks are 8 kbytes in size, filling the program memory space from address 0 through 3FFF hex. The final three blocks are 16 kbytes in size and occupy addresses from 4000 through FFFF hex.

Figure 45 depicts the Flash memory configurations.

### **Flash Programming and Erasure**

There are three methods of erasing or programming of the Flash memory that may be used. First, the Flash may be programmed or erased in the end-user application by calling low-level routines through a common entry point in the Boot ROM. The end-user application, though, must be executing code from a different block than the block that is being erased or programmed. Second, the on-chip ISP boot loader may be invoked. This ISP boot loader will, in turn, call low-level routines through the same common entry point in the Boot ROM that can be used by the end-user application. Third, the Flash may be programmed or erased using the parallel method by using a commercially available EPROM programmer. The parallel programming method used by these devices is similar to that used by EPROM 87C51, but it is not identical, and the commercially available programmer will need to have support for these devices.

### Boot ROM

When the microcontroller programs its own Flash memory, all of the low level details are handled by code that is permanently contained in a 1 kbyte "Boot ROM" that is separate from the Flash memory. A user program simply calls the common entry point with appropriate parameters in the Boot ROM to accomplish the desired operation. Boot ROM operations include things like: erase block, program byte, verify byte, program security lock bit, etc. The Boot ROM overlays the program memory space at the top of the address space from FC00 to FFFF hex, when it is enabled. The Boot ROM may be turned off so that the upper 1 kbytes of Flash program memory are accessible for execution.




Figure 45. Flash Memory Configurations

### Power-On Reset Code Execution

The P89C668 contains two special Flash registers: the BOOT VECTOR and the STATUS BYTE. At the falling edge of reset, the P89C668 examines the contents of the Status Byte. If the Status Byte is set to zero, power-up execution starts at location 0000H, which is the normal start address of the user's application code. When the Status Byte is set to a value other than zero, the contents of the Boot Vector is used as the high byte of the execution address and the low byte is set to 00H. The factory default setting is 0FCH, corresponds to the address 0FC00H for the factory masked-ROM ISP boot loader. A custom boot loader can be written with the Boot Vector set to the custom boot loader.

**NOTE:** When erasing the Status Byte or Boot Vector, both bytes are erased at the same time. It is necessary to reprogram the Boot Vector after erasing and updating the Status Byte.

### Hardware Activation of the Boot Loader

The boot loader can also be executed by holding PSEN LOW, P2.7 high,  $\overline{\text{EA}}$  greater than V<sub>IH</sub> (such as +5 V), and ALE HIGH (or not connected) at the falling edge of RESET. This is the same effect as having a non-zero status byte. This allows an application to be built that will normally execute the end user's code but can be manually forced into ISP operation.

If the factory default setting for the Boot Vector (0FCH) is changed, it will no longer point to the ISP masked-ROM boot loader code. If this happens, the only way it is possible to change the contents of the Boot Vector is through the parallel programming method, provided that the end user application does not contain a customized loader that provides for erasing and reprogramming of the Boot Vector and Status Byte.

After programming the Flash, the status byte should be programmed to zero in order to allow execution of the user's application code beginning at address 0000H.

# 80C51 8-bit Flash microcontroller family 64KB ISP Flash with 8KB RAM




Figure 46. In-System Programming with a Minimum of Pins

### In-System Programming (ISP)

The In-System Programming (ISP) is performed without removing the microcontroller from the system. The In-System Programming (ISP) facility consists of a series of internal hardware resources coupled with internal firmware to facilitate remote programming of the P89C668 through the serial port. This firmware is provided by Philips and embedded within each P89C668 device.

The Philips In-System Programming (ISP) facility has made in-circuit programming in an embedded application possible with a minimum of additional expense in components and circuit board area.

The ISP function uses five pins: TxD, RxD, V<sub>SS</sub>, V<sub>CC</sub>, and V<sub>PP</sub> (see Figure 46). Only a small connector needs to be available to interface your application to an external circuit in order to use this feature. The V<sub>PP</sub> supply should be adequately decoupled and V<sub>PP</sub> not allowed to exceed datasheet limits.

### Using the In-System Programming (ISP)

The ISP feature allows for a wide range of baud rates to be used in your application, independent of the oscillator frequency. It is also adaptable to a wide range of oscillator frequencies. This is accomplished by measuring the bit-time of a single bit in a received character. This information is then used to program the baud rate in terms of timer counts based on the oscillator frequency. The ISP feature requires that an initial character (an uppercase U) be sent to the P89C668 to establish the baud rate. The ISP firmware provides auto-echo of received characters.

Once baud rate initialization has been performed, the ISP firmware will only accept Intel Hex-type records. Intel Hex records consist of ASCII characters used to represent hexadecimal values and are summarized below:

### :NNAAAARRDD..DDCC<crlf>

In the Intel Hex record, the "NN" represents the number of data bytes in the record. The P89C668 will accept up to 16 (10H) data bytes. The "AAAA" string represents the address of the first byte in the record. If there are zero bytes in the record, this field is often set to 0000. The "RR" string indicates the record type. A record type of "00" is a data record. A record type of "01" indicates the end-of-file mark. In this application, additional record types will be added to indicate either commands or data for the ISP facility. The maximum number of data bytes in a record is limited to 16 (decimal). ISP commands are summarized in Table 9.

As a record is received by the P89C668, the information in the record is stored internally and a checksum calculation is performed. The operation indicated by the record type is not performed until the entire record has been received. Should an error occur in the checksum, the P89C668 will send an "X" out the serial port indicating a checksum error. If the checksum calculation is found to match the checksum in the record, then the command will be executed. In most cases, successful reception of the record will be indicated by transmitting a "." character out the serial port (displaying the contents of the internal program memory is an exception).

In the case of a Data Record (record type 00), an additional check is made. A "." character will NOT be sent unless the record checksum matched the calculated checksum and all of the bytes in the record were successfully programmed. For a data record, an "X" indicates that the checksum failed to match, and an "R" character indicates that one of the bytes did not properly program. It is necessary to send a type 02 record (specify oscillator frequency) to the P89C668 before programming data.

The ISP facility was designed to that specific crystal frequencies were not required in order to generate baud rates or time the programming pulses. The user thus needs to provide the P89C668 with information required to generate the proper timing. Record type 02 is provided for this purpose.

WinISP, a software utility to implement ISP programming with a PC, is available on Philips Semiconductors' web site. In addition, at the web site is a listing of third party commercially available serial and parallel programmers.

P89C668

### Table 9. Intel-Hex Records Used by In-System Programming

RECORD TYPE	COMMAND/DATA FUNCTION	
00	Program Data :nnaaaa00ddddcc Where: Nn = number of bytes (hex) in record Aaaa = memory address of first byte in record dddd = data bytes cc = checksum Example: :10008000AF5F67F0602703E0322CFA92007780C361	
01	<pre>End of File (EOF), no operation     :xxxxxx0lcc Where:     xxxxxx = required field, but value is a "don't care"     cc = checksum Example:     :00000001FF</pre>	
02	<pre>Specify Oscillator Frequency :01xxxx02ddcc Where: xxxx = required field, but value is a "don't care" dd = integer oscillator frequency rounded down to nearest MHz cc = checksum Example: :0100000210ED (dd = 10h = 16, used for 16.0-16.9 MHz)</pre>	

RECORD TYPE	COMMAND/DATA FUNCTION		
03	Miscellaneous Write Functions :nnxxxx03ffssddcc Where:		
	<pre>nn = number of bytes (hex) in record xxxx = required field, but value is a "don't care" 03 = Write Function ff = subfunction code ss = selection code dd = data input (as needed) cc = checksum</pre>		
	Subfunction Code = 01 (Erase Blocks) ff = 01		
	<pre>ss = block code as shown below:</pre>		
	:020000301C03C erase block 4 Subfunction Code = 04 (Erase Boot Vector and Status Byte)		
	<pre>ff = 04 ss = don't care dd = don't care Example:     :020000030400F7 erase boot vector and status byte</pre>		
	<pre>Subfunction Code = 05 (Program Security Bits)     ff = 05     ss = 00 program security bit 1 (inhibit writing to Flash)         01 program security bit 2 (inhibit Flash verify)         02 program security bit 3 (disable eternal memory) Example:     :020000030501F5 program security bit 2</pre>		
	Subfunction Code = 06 (Program Status Byte or Boot Vector) ff = 06 ss = 00 program status byte 01 program boot vector Example: :020000030601F4 program boot vector		
	Subfunction Code = 07 (Full Chip Erase) Erases all blocks, security bits, and sets status and boot vector to default values ff = 07 ss = don't care dd = don't care Example: :0100000307F5 full chip erase		
04	Display Device Data or Blank Check – Record type 04 causes the contents of the entire Flash array to be sent out the serial port in a formatted display. This display consists of an address and the contents of 16 bytes starting with that address. No display of the device contents will occur if security bit 2 has been programmed. The dumping of the device data to the serial port is terminated by the reception of any character.		
	<pre>General Format of Function 04   :05xxxx04sssseeeeffcc Where:     05 = number of bytes (hex) in record     xxxx = required field, but value is a "don't care"     04 = "Display Device Data or Blank Check" function code     ssss = starting address     eeee = ending address     ff = subfunction             00 = display data             01 = blank check     cc = checksum Example:     :0500000440004FFF0069 display 4000-4FFF</pre>		

RECORD TYPE	COMMAND/DATA FUNCTION		
05	Miscellaneous Read Functions		
	General Format of Function 05 :02xxxx05ffsscc Where:		
	<pre>02 = number of bytes (hex) in record xxxx = required field, but value is a "don't care" 05 = "Miscellaneous Read" function code ffss = subfunction and selection code 0000 = read signature byte - manufacturer id (15H) 0001 = read signature byte - device id # 1 (C2H) 0002 = read signature byte - device id # 2 (P89C668 = 81H)</pre>		
	0700 = read security bits 0701 = read status byte 0702 = read boot vector cc = checksum Example: :020000050001F8 read signature byte - device id # 1		
06	Direct Load of Baud Rate General Format of Function 06 :02xxxx06hhllcc Where: 02 = number of bytes (hex) in record xxxx = required field, but value is a "don't care" 06 = "Direct Load of Baud Rate" function code hh = high byte of Timer 2 11 = low byte of Timer 2 cc = checksum Example: :02000006F50003		

# 80C51 8-bit Flash microcontroller family 64KB ISP Flash with 8KB RAM

### In Application Programming Method

Several In Application Programming (IAP) calls are available for use by an application program to permit selective erasing and programming of Flash sectors. All calls are made through a common interface, PGM\_MTP. The programming functions are selected by setting up the microcontroller's registers before making a call to PGM\_MTP at FFF0H. The oscillator frequency is an integer number rounded down to the nearest megahertz. For example, set R0 to 11 for 11.0592 MHz. Results are returned in the registers. The API calls are shown in Table 10.

### Using the Watchdog Timer (WDT)

The P89C668 supports the use of the WDT in IAP. The user specifies that the WDT is to be fed by setting the most significant bit of the function passed in R1 prior to calling PCM\_MTP. The WDT function is only supported for Block Erase when using the Quick Block Erase. The Quick Block Erase is specified by performing a Block Erase with register R0 = 0. Requesting a WDT feed during IAP should only be performed in applications that use the WDT since the process of feeding the WDT will start the WDT if the WDT was not running.

### Table 10. IAP calls

IAP CALL	PARAMETER
PROGRAM DATA BYTE	Input Parameters: R0 = osc freq (integer) R1 = 02h R1 = 82h (WDT feed) DPTR = address of byte to program ACC = byte to program Return Parameter ACC = 00 if pass, !00 if fail
ERASE BLOCK	Input Parameters: R0 = osc freq (integer) R0 = 0 (Quick Erase) R1 = 01h R1 = 81h (WDT feed) DPH = block code as shown below: block 0, 0k to 8k, 00H block 1, 8k to 16k, 20H block 2, 16k to 32k, 40H block 3, 32k to 48k, 80H block 4, 48k to 64k, C0H DPL = 00h Return Parameter
	none
ERASE BOOT VECTOR	Input Parameters: R0 = osc freq (integer) R1 = 04h R1 = 84h (WDT feed) DPH = 00h DPL = don't care Return Parameter none
PROGRAM SECURITY BIT	<pre>Input Parameters: R0 = osc freq (integer) R1 = 05h R1 = 85h (WDT feed) DPH = 00h DPL = 00h - security bit # 1 (inhibit writing to Flash) 01h - security bit # 2 (inhibit Flash verify) 02h - security bit # 3 (disable external memory) Return Parameter none</pre>
PROGRAM STATUS BYTE	<pre>Input Parameters: R0 = osc freq (integer) R1 = 06h R1 = 86h (WDT feed) DPH = 00h DPL = 00h - program status byte ACC = status byte Return Parameter ACC = status byte</pre>

IAP CALL

## 80C51 8-bit Flash microcontroller family 64KB ISP Flash with 8KB RAM

	FARAMETER
PROGRAM BOOT VECTOR	Input Parameters: R0 = osc freq (integer) R1 = 06h R1 = 86h (WDT feed) DPH = 00h DPL = 01h - program boot vector ACC = boot vector Return Parameter ACC = boot vector
READ DEVICE DATA	Input Parameters: R1 = 03h R1 = 83h (WDT feed) DPTR = address of byte to read Return Parameter ACC = value of byte read
READ MANUFACTURER ID	<pre>Input Parameters: R0 = osc freq (integer) R1 = 00h R1 = 80h (WDT feed) DPH = 00h DPL = 00h (manufacturer ID) Return Parameter ACC = value of byte read</pre>
READ DEVICE ID # 1	<pre>Input Parameters: R0 = osc freq (integer) R1 = 00h R1 = 80h (WDT feed) DPH = 00h DPL = 01h (device ID # 1) Return Parameter ACC = value of byte read</pre>
READ DEVICE ID # 2	Input Parameters: R0 = osc freq (integer) R1 = 00h R1 = 80h (WDT feed) DPH = 00h DPL = 02h (device ID # 2) Return Parameter ACC = value of byte read
READ SECURITY BITS	<pre>Input Parameters: R0 = osc freq (integer) R1 = 07h R1 = 87h (WDT feed) DPH = 00h DPL = 00h (security bits) Return Parameter ACC = value of byte read</pre>
READ STATUS BYTE	<pre>Input Parameters: R0 = osc freq (integer) R1 = 07h R1 = 87h (WDT feed) DPH = 00h DPL = 01h (status byte) Return Parameter ACC = value of byte read</pre>
READ BOOT VECTOR	<pre>Input Parameters: R0 = osc freq (integer) R1 = 07h R1 = 87h (WDT feed) DPH = 00h DPL = 02h (boot vector) Return Parameter ACC = value of byte read</pre>

PARAMETER

### Preliminary data

### Security

The security feature protects against software piracy and prevents the contents of the Flash from being read. The Security Lock bits are located in Flash. The P89C668 has 3 programmable security lock bits that will provide different levels of protection for the on-chip code and data (see Table 11).


### Table 11.

SECURITY LOCK BITS <sup>1</sup>			PROTECTION DESCRIPTION		
Level	LB1	LB2	LB3	PROTECTION DESCRIPTION	
1	0	0	0	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory.	
2	1	0	0	Same as level 1, plus block erase is disabled. Erase or programming of the status byte or boot vector is disabled.	
3	1	1	0	Same as level 2, plus verify of code memory is disabled.	
4	1	1	1	Same as level 3, plus external execution is disabled.	


### NOTE:

Security bits are independent of each other. Full-chip erase may be performed regardless of the state of the security bits.
 All other combination of lockbits is undefined.

3. Setting LBx doesn't prevent programming of unprogrammed bits.



Preliminary data



### Data sheet status

Data sheet status <sup>[1]</sup>	Product status <sup>[2]</sup>	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

### Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

**Philips Semiconductors** 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 2001 All rights reserved. Printed in U.S.A.

Date of release: 07-01

Document order number:

9397 750 08651

Let's make things better.



